kbruen/logic-circuits-simulator
1
0
Fork 0
mirror of https://github.com/dancojocaru2000/logic-circuits-simulator.git synced 2025-02-22 17:19:36 +02:00
Code Issues Projects Releases Wiki Activity

Fix simulation bug due to missing await

Browse source
This commit is contained in:
Kenneth Bruen 2022-06-22 06:24:53 +03:00
parent 1e65e42115
commit 4a6caee702
Signed by: kbruen
GPG key ID: C1980A470C3EE5B1
1 changed files with 8 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

11
lib/utils/simulation.dart
View file

@ -30,11 +30,16 @@ class SimulatedComponent {
}
Future<Map<String, bool>> simulate(Map<String, bool> inputs) async {
final input = int.parse(component.inputs.map((input) => inputs[input]! ? '1' : '0').join(), radix: 2);
final input = int.parse(
component.inputs.map((input) => inputs[input]! ? '1' : '0').join(),
radix: 2,
);
if (component.truthTable != null) {
final output = component.truthTable![input];
return {
for (final it in component.outputs.indexedMap((index, outName) => [outName, output[index]]))
for (final it in component.outputs.indexedMap(
(index, outName) => [outName, output[index]]
))
it[0] : it[1] == '1'
};
}
@ -62,7 +67,7 @@ class SimulatedComponent {
// Create instances
final wiring = state!.wiring;
for (final instance in wiring.instances) {
_getInstance(instance.instanceId, instance.componentId);
await _getInstance(instance.instanceId, instance.componentId);
}
// Simulate